

# Verifying Programs In Weak Memory Models With Persistency

Prakash Saivasan

The Institute of Mathematical Sciences

Joint work with

Parosh Aziz Abdulla

Mohamed Faouzi Atig

Ahmed Bouajjani

K. Narayan Kumar

# Verifying Programs In Weak Memory Models With Persistency



# Verifying Programs In Weak Memory Models With Persistency

## Outline

# Verifying Programs In Weak Memory Models With Persistency

## Outline

# Verifying Programs In Weak Memory Models With Persistency

## Outline

- Concurrent Programs

# Verifying Programs In Weak Memory Models With Persistency

## Outline

- Concurrent Programs

# Verifying Programs In Weak Memory Models With Persistency

## Outline

- Concurrent Programs
- Weak Memory models

# Verifying Programs In Weak Memory Models With Persistency

## Outline

- Concurrent Programs
- Weak Memory models

# Verifying Programs In Weak Memory Models With Persistency

## Outline

- Concurrent Programs
- Weak Memory models
- Persistency

# Verifying Programs In Weak Memory Models With Persistency

## Outline

- Concurrent Programs
- Weak Memory models
- Persistency



# Verifying Programs In Weak Memory Models With Persistency

## Outline

- Concurrent Programs
- Weak Memory models
- Persistency
- Verification

# Verifying Programs In Weak Memory Models With Persistency

## Outline

- Concurrent Programs

- Weak Memory models

- Persistency

- Verification

Intel x86 model

# Verifying Programs In Weak Memory Models With Persistency

## Outline

- Concurrent Programs

- Weak Memory models

- Persistency

- Verification

## Intel x86 model

**Extending Intel-x86 Consistency and Persistency**

Formalising the Semantics of Intel-x86 Memory Types and Non-temporal Stores

AZALEA RAAD, Imperial College London, United Kingdom

LUC MARANGET, Inria, France

VIKTOR VAPEIADIS, MPI-SWS, Germany


**POPL 2022**

# CONCURRENT PROGRAMS

*In the concurrent world, imperative is a wrong default - Tim Sweeney*

# Concurrent Programs

# Concurrent Programs



# Concurrent Programs

Thread-1

```
x=5  
y=5  
⋮
```

Thread-2

```
a=x  
b=y  
⋮
```

x

y

Shared variables

# Concurrent Programs

Thread-1

Thread-2

x=5

y=5

⋮

a=x

b=y

⋮


Writes

x


y




# Concurrent Programs




# Dekker's Mutual Exclusion




# Dekker's Mutual Exclusion



# Dekker's Mutual Exclusion



# Dekker's Mutual Exclusion



# WEAK MEMORY MODELS

*don't communicate by sharing memory; share memory by communicating*

# Memory Models

Sequential Consistency

Weak Consistency



# Memory Models

**Sequential Consistency**

Operations are atomic

**Weak Consistency**



# Memory Models



## Sequential Consistency

Operations are atomic



## Weak Consistency

Operations can be re-ordered

# Memory Models



## Sequential Consistency

Operations are atomic



## Weak Consistency

Operations can be re-ordered

TSO, PSO, EX86

# Sequential Consistency



# Sequential Consistency



0 0 0

X Y Z



# Sequential Consistency



0 0 0  
X Y Z

Instructions are sequential and immediate

# Sequential Consistency

Instructions

`Wr(x,1)` `Rd(y)` `RMW(z,0,2)`




**0** **0** **0**

x y z

Instructions are sequential and immediate

# Sequential Consistency

Instructions





0 0 0

x y z

# Sequential Consistency

Instructions





Write modifies the value of a variable



# Sequential Consistency

Instructions



Write modifies the value of a variable


# Sequential Consistency

Instructions

Wr(x,1)

Rd(y)

RMW(z,0,2)



Read fetches value of a variable

# Sequential Consistency

Instructions

Wr(x,1)

Rd(y)

RMW(z,0,2)



1 0 0

x y z

Rmw tests and sets a variable


# Sequential Consistency

Instructions

Wr(x,1)

Rd(y)

RMW(z,0,2)



Rmw tests and sets a variable


# Sequential Consistency

Instructions

Wr(x,1)


Rd(y)

RMW(z,0,2)



Rmw tests and sets a variable

# Total Store Order



0

X

0


Y

0

Z



# Total Store Order



Writes are buffered, reads are immediate

# Total Store Order


Instructions

$Wr(x,d)$

$Rd(x)$

Mf

$RMW(x,b,d)$



0  
X

0  
Y

0  
Z





# Total Store Order

Instructions

**Wr(x,d)**

Rd(x)

Mf

RMW(x,b,d)



0  
X

0  
Y

0  
Z



# Total Store Order


Instructions

**Wr(x,d)**

Rd(x)

Mf

RMW(x,b,d)



0  
X

0  
Y

0  
Z

Writes are buffered

# Total Store Order

Instructions

**Wr(x,d)**

Rd(x)

Mf

RMW(x,b,d)



↓ Wr(x,1)



0  
X


0  
Y

0  
Z



Writes are buffered

# Total Store Order

Instructions



↓  $Wr(y,2)$



Writes are buffered

# Total Store Order

Instructions

**Wr(x,d)**

Rd(x)

Mf

RMW(x,b,d)



↓ Wr(x,3)

(x,3) (y,2) (x,1)

0  
X

0  
Y

0  
Z

Writes are buffered

# Total Store Order


Instructions

**Wr(x,d)**

Rd(x)

Mf

RMW(x,b,d)



**1**  
X

**0**  
Y

**0**  
Z

Propagated to memory non-deterministically

# Total Store Order

Instructions

**Wr(x,d)**

Rd(x)

Mf

RMW(x,b,d)



(x,3)

1  
X


2  
Y

0  
Z

Propagated to memory non-deterministically

# Total Store Order

Instructions




Reads are either from buffer or memory


In that order!!



# Total Store Order





↑  $Rd(x)$




Reads are either from buffer or memory

# Total Store Order



Reads are either from buffer or memory

# Total Store Order





↑  $Rd(z)$



Reads are either from buffer or memory

# Total Store Order



Reads are either from buffer or memory


# Total Store Order

Instructions



# Total Store Order

Instructions




↓ Mf



Memory fence ensures buffer is empty

# Total Store Order

Instructions



↓ Mf



Memory fence ensures buffer is empty

# Total Store Order


Instructions

Wr(x,d)

Rd(x)

Mf

RMW(x,b,d)



3  
X


2  
Y

0  
Z



Memory fence ensures buffer is empty





# Dekker's Mutual Exclusion





# Dekker's Mutual Exclusion





# Dekker's Mutual Exclusion



# Dekker's Mutual Exclusion



# Dekker's Mutual Exclusion



# Partial Store Order

Instructions


Wr(x,d)

Sf

Rd(x)

Mf

Rmw(x,b,d)



0

x

0

y

0

z



0

0




# Partial Store Order

Instructions




# Partial Store Order

Instructions



↓  $Wr(x,1)$



**0** **0** **0**  
x y z


0 0

Writes are buffered




# Partial Store Order

Instructions



↓ Wr(x,1)




0 0


Writes are buffered

# Partial Store Order

Instructions



↓ Wr(z,1)




0 0 0  
x y z

0 0

Writes are buffered

# Partial Store Order

Instructions



↓  $Wr(z,1)$




$0$   $0$   $0$   
x y z

0 0


Propagated to memory non-deterministically

# Partial Store Order

Instructions



↓ Wr(z,1)



0 0 0  
x y z


0 0

Propagated to memory non-deterministically


Reorders writes to different variables

# Partial Store Order

Instructions



↓ Wr(z,1)



0	0	1
x	y	z


0	0
---	---

Propagated to memory non-deterministically


Reorders writes to different variables

# Partial Store Order

Instructions



↓ Wr(z,1)




0	0	1
x	y	z

0 0

Store fence restricts re-ordering between writes

# Partial Store Order

Instructions



↓ Sf




0 0


Store fence restricts re-ordering between writes

# Partial Store Order

Instructions



↓ Wr(y,1)



0 0 1  
x y z



0 0

Store fence restricts re-ordering between writes



# Partial Store Order

Instructions





0 0

Store fence restricts re-ordering between writes

# Partial Store Order



Instructions



Store fence restricts re-ordering between writes

# Partial Store Order



Instructions



Store fence restricts re-ordering between writes

# Partial Store Order

Instructions



Store fence restricts re-ordering between writes

# Memory Models

Sequential Consistency

Weak Consistency



# Memory Models

**Sequential Consistency**

Atomic operations

**Weak Consistency**



# Memory Models

## Sequential Consistency

Atomic operations

## Weak Consistency

Operations can be re-ordered

# Memory Models



## Sequential Consistency

Atomic operations  
+ Simple and intuitive



## Weak Consistency

Operations can be re-ordered



# Memory Models



## Sequential Consistency

- Atomic operations
- + Simple and intuitive
- Expensive



## Weak Consistency

Operations can be re-ordered

# Memory Models



## Sequential Consistency

- Atomic operations
- + Simple and intuitive
- Expensive



## Weak Consistency

- Operations can be re-ordered
- + Optimised for efficiency

# Memory Models



## Sequential Consistency

- Atomic operations
- + Simple and intuitive
- Expensive



## Weak Consistency

- Operations can be re-ordered
- + Optimised for efficiency
- Complicated

# Memory Models



## Sequential Consistency

- Atomic operations
- + Simple and intuitive
- Expensive

## Weak Consistency


- Operations can be re-ordered
- + Optimised for efficiency
- Complicated

# Memory Models



## Sequential Consistency

- Atomic operations
- + Simple and intuitive
- Expensive



## Weak Consistency



- Operations can be re-ordered
- + Optimised for efficiency
- Complicated

# Extended x86 Explained



# Extended x86 Explained


Instructions




0 0 0  
X Y Z

# Extended x86 Explained

Instructions



Writes are of type Ntw or Wb




0 0 0  
X Y Z



# Extended x86 Explained

Instructions



Writes are of type Ntw or Wb





0 0 0  
X Y Z

Original model has a complicated semantics with more kinds of writes.

# Extended x86 Explained

Instructions



0 0 0  
X Y Z

Writes are of type Ntw or Wb

## Verification under Intel-x86 with Persistency

PAROSH ABDULLA, Uppsala University, Sweden

MOHAMED FAOUZI ATIG, Uppsala University, Sweden

AHMED BOUAJJANI, Université Paris Cité, France


K. NARAYAN KUMAR, Chennai Mathematical Institute and IRL ReLaX, India

PRAKASH SAIVASAN, Institute of Mathematical Sciences, HBNI and IRL ReLaX, India


For reachability, the two kinds of writes are sufficient

# Extended x86 Explained

Instructions




Both types of writes are stored in buffer





0   0   0  
X   Y   Z

# Extended x86 Explained

Instructions




Both types of writes are stored in buffer





# Extended x86 Explained

Instructions




Ntw writes re-order with writes of other variables





# Extended x86 Explained

Instructions




Wb writes do not re-order with each other







# Extended x86 Explained

Instructions




Wb writes do not re-order with each other



# Extended x86 Explained

Instructions




Wb writes do not re-order with each other





# Extended x86 Explained

Instructions



Fl, Sf disallows any re-orderings




ntw(x,2)   Fl(x)   ntw(z,1)

1   2   0  
X   Y   Z

# Extended x86 Explained

Instructions



Fo(x) cannot re-order with Sf and earlier writes to x

# Extended x86 Explained

Instructions

Wb(x,d)

ntw(x,d)

Sf

FI(x)

Fo(x)

Rd(x)

Mf

Rmw(x,b,d)

Persistent Fences



ntw(x,2) FI(x) ntw(z,1)

1

2

0

X


Y

Z


# PERSISTENCY

*Energy and persistence conquer all things - Benjamin Franklin*


# Concurrent Memory Systems + Persistency



# Concurrent Memory Systems + Persistency




# Concurrent Memory Systems + Persistency



Persistency

# Concurrent Memory Systems + Persistency




Persistency

Archives writes, not necessarily in order



# Concurrent Memory Systems + Persistency




## Persistency

Archives writes, not necessarily in order

Re-orders incoming writes

# Concurrent Memory Systems + Persistency




## Persistency

Archives writes, not necessarily in order

Re-orders incoming writes

Fences can impose ordering

# Concurrent Memory Systems + Persistency



## Persistency

Archives writes, not necessarily in order

Re-orders incoming writes

Fences can impose ordering

Useful in case of a crash

# Extended x86 Persistent System

EX86 MEMORY MODEL



EX86 PERSISTENT SYSTEM



# Extended x86 Persistent System

EX86 MEMORY MODEL



Writes + Fences

EX86 PERSISTENT SYSTEM



# Extended x86 Persistent System


EX86 MEMORY MODEL



EX86 PERSISTENT SYSTEM



Persistent Store



# Extended x86 Persistent System

Instructions

Wb(x,d)

ntw(x,d)

Fl(x)

Sf

Fo(x)

EX86 MEMORY MODEL



EX86 PERSISTENT SYSTEM



# Extended x86 Persistent System

Instructions

Wb(x,d)

ntw(x,d)

Fl(x)

Sf

Fo(x)

EX86 MEMORY MODEL



EX86 PERSISTENT SYSTEM





# Extended x86 Persistent System

Instructions

Wb(x,d)

ntw(x,d)

Fl(x)

Sf

Fo(x)

EX86 MEMORY MODEL



EX86 PERSISTENT SYSTEM



Wb writes are buffered

# Extended x86 Persistent System

Instructions

Wb(x,d)

ntw(x,d)

Fl(x)

Sf

Fo(x)

EX86 MEMORY MODEL



EX86 PERSISTENT SYSTEM

(z,3)


(y,3)

(x,2)

Wb writes are buffered

# Extended x86 Persistent System


Instructions



EX86 MEMORY MODEL




EX86 PERSISTENT SYSTEM



Propagated non-deterministically  
Only per variable ordering

# Extended x86 Persistent System

Instructions



EX86 MEMORY MODEL



EX86 PERSISTENT SYSTEM



Propagated non-deterministically  
Only per variable ordering

# Extended x86 Persistent System

Instructions

Wb(x,d)

ntw(x,d)

Fl(x)

Sf

Fo(x)

EX86 MEMORY MODEL



EX86 PERSISTENT SYSTEM



Propagated non-deterministically  
Only per variable ordering



# Extended x86 Persistent System

Instructions

Wb(x,d)

ntw(x,d)

Fl(x)

Sf

Fo(x)

EX86 MEMORY MODEL



EX86 PERSISTENT SYSTEM



Ntw writes are propagated directly

Ensures no pending writes on the variable

# Extended x86 Persistent System

Instructions

Wb(x,d)

ntw(x,d)

Fl(x)

Sf

Fo(x)

EX86 MEMORY MODEL



EX86 PERSISTENT SYSTEM

ntw(z,1)

(z,3)

2

3



Ntw writes are propagated directly

Ensures no pending writes on the variable

# Extended x86 Persistent System

Instructions

Wb(x,d)

ntw(x,d)

Fl(x)

Sf

Fo(x)

EX86 MEMORY MODEL



EX86 PERSISTENT SYSTEM

ntw(z,1)

2

3

3

Ntw writes are propagated directly

Ensures no pending writes on the variable



# Extended x86 Persistent System

Instructions

Wb(x,d)

ntw(x,d)

Fl(x)

Sf

Fo(x)

EX86 MEMORY MODEL



EX86 PERSISTENT SYSTEM



Ntw writes are propagated directly

Ensures no pending writes on the variable

# Extended x86 Persistent System

Instructions

Wb(x,d)

ntw(x,d)

FI(x)

Sf

Fo(x)

EX86 MEMORY MODEL



EX86 PERSISTENT SYSTEM



Ntw writes are propagated directly

Ensures no pending writes on the variable

# Extended x86 Persistent System

Instructions

Wb(x,d)

ntw(x,d)

FI(x)

Sf

Fo(x)

EX86 MEMORY MODEL



EX86 PERSISTENT SYSTEM



FI ensures no pending writes on the variable

# Extended x86 Persistent System

Instructions

Wb(x,d)

ntw(x,d)

Fl(x)

Sf

Fo(x)

EX86 MEMORY MODEL



EX86 PERSISTENT SYSTEM



Fl ensures no pending writes on the variable

# Extended x86 Persistent System

Instructions

Wb(x,d)

ntw(x,d)

Fl(x)

Sf

Fo(x)

EX86 MEMORY MODEL



EX86 PERSISTENT SYSTEM



Fo is buffered with thread information

SF ensures no pending Fo of that thread



# Extended x86 Persistent System

Instructions

Wb(x,d)

ntw(x,d)

Fl(x)

Sf

Fo(x)

EX86 MEMORY MODEL



EX86 PERSISTENT SYSTEM



Fo is buffered with thread information

SF ensures no pending Fo of that thread

Ensures prior writes by the thread are persisted

# VERIFICATION

*Crisis and deadlocks when they occur have at least this advantage: they force us to think*


# Verifying Concurrent Systems



# Verifying Concurrent Systems




# Verifying Concurrent Systems



Correctness  
Specification

# Verifying Concurrent Systems



$\models$

Correctness  
Specification

# Verifying Concurrent Systems




$\models$

Correctness  
Specification

Mutual exclusion

# Verifying Concurrent Systems




$\models$


Safety Specification

Correctness Specification

Mutual exclusion



# Verifying Concurrent Systems




$\models$

Correctness  
Specification

Mutual exclusion

Sequential Consistency	PSPACE-Complete
TSO	Non-primitive recursive
PSO	Non-primitive recursive

# Verifying Concurrent Systems



$\models$

Correctness Specification

Mutual exclusion

Sequential Consistency    PSPACE-Complete

TSO	Non-primitive recursive
PSO	Non-primitive recursive


Theory of Well Structured Transition Systems

# Persistent Reachability Problem






# Persistent Reachability Problem



Persistent reachability: Whether programs can reach a program location in presence of crashes

# Persistent Reachability Problem




Persistent reachability: Whether programs can reach a program location in presence of crashes

Persistent memory

Whether a persistent memory can be reached

# Persistent Reachability Problem




Persistent reachability: Whether programs can reach a program location in presence of crashes

Crash free reachability

Persistent memory

State reachability without crashes

# Persistent Reachability Problem



Persistent reachability: Whether programs can reach a program location in presence of crashes

Crash free reachability

Persistent memory

# VERIFYING EX86 WITH PERSISTENCY

*All stable processes we shall predict, all unstable processes we shall control - John Von Neumann*

# VERIFYING EX86 WITH PERSISTENCY

*All stable processes we shall predict, all unstable processes we shall control - John Von Neumann*

- Persistent Memory Reachability

# VERIFYING EX86 WITH PERSISTENCY

*All stable processes we shall predict, all unstable processes we shall control - John Von Neumann*

- Persistent Memory Reachability
- Crash Free Reachability



# VERIFYING EX86 WITH PERSISTENCY

*All stable processes we shall predict, all unstable processes we shall control - John Von Neumann*

- - Persistent Memory Reachability
- Crash Free Reachability



# VERIFYING EX86 WITH PERSISTENCY

*All stable processes we shall predict, all unstable processes we shall control - John Von Neumann*

→ - Persistent Memory Reachability

- Crash Free Reachability

## Verification under Intel-x86 with Persistency

PAROSH ABDULLA, Uppsala University, Sweden

MOHAMED FAOUZI ATIG, Uppsala University, Sweden

AHMED BOUAJJANI, Université Paris Cité, France

K. NARAYAN KUMAR, Chennai Mathematical Institute and IRL ReLaX, India

PRAKASH SAIVASAN, Institute of Mathematical Sciences, HBNI and IRL ReLaX, India


# Persistent Memory Reachability

# Persistent Memory Reachability

Persistent reachability problem reduces to crash free reachability in a new program


# Persistent Memory Reachability

Persistent reachability problem reduces to crash free reachability in a new program




# Persistent Memory Reachability

Persistent reachability problem reduces to crash free reachability in a new program




# Persistent Memory Reachability

Persistent reachability problem reduces to crash free reachability in a new program




# Persistent Memory Reachability

Persistent reachability problem reduces to crash free reachability in a new program



# Persistent Memory Reachability

Persistent reachability problem reduces to crash free reachability in a new program




Translation employs a guess and verify technique



# Persistent Memory Reachability

Persistent reachability problem reduces to crash free reachability in a new program




Translation employs a guess and verify technique

Guess the writes that will persist last

# Persistent Memory Reachability


Persistent reachability problem reduces to crash free reachability in a new program




Translation employs a guess and verify technique

Ensure that the guessed writes are not overwritten

# Persistent Memory Reachability




# Persistent Memory Reachability



Idea involves the manager speculating a write that will persist

# Persistent Memory Reachability



Manager cannot observe all writes


# Persistent Memory Reachability



Man


Introduce per process memory

# Persistent Memory Reachability



Threads write to their copy


# Persistent Memory Reachability



Manager transfers to the main memory




# Persistent Memory Reachability



Needs to ensure update order is maintained


# Persistent Memory Reachability



Needs to ensure update order is maintained


No more updates during a copy

# Persistent Memory Reachability




Reads now are from the copy or the main memory

# Persistent Memory Reachability



Manager non-deterministically picks a write that will persist


# Persistent Memory Reachability



Manager non-deterministically picks a write that will persist

Needs to ensure the value is not over-written

# Persistent Memory Reachability



Manager non-deterministically picks a write that will persist

Needs to ensure the value is not over-written

Frozen write

Spoilers

# Spoilers

Frozen write is spoiled by certain bad patterns


Manager tries to avoid these spoilers / bad patterns



# Spoilers

Frozen write is spoiled by certain bad patterns


Manager tries to avoid these spoilers / bad patterns



# Spoilers

Frozen write is spoiled by certain bad patterns


Manager tries to avoid these spoilers / bad patterns



# Spoilers

Frozen write is spoiled by certain bad patterns


Manager tries to avoid these spoilers / bad patterns



# Spoilers

Frozen write is spoiled by certain bad patterns


Manager tries to avoid these spoilers / bad patterns



# Spoilers

Frozen write is spoiled by certain bad patterns

Manager tries to avoid these spoilers / bad patterns




Manager can miss an ntw writes esp if it is followed by a wb write

# Spoilers

Frozen write is spoiled by certain bad patterns

Manager tries to avoid these spoilers / bad patterns






# Spoilers

Frozen write is spoiled by certain bad patterns


Manager tries to avoid these spoilers / bad patterns



# Spoilers

Frozen write is spoiled by certain bad patterns

Manager tries to avoid these spoilers / bad patterns




Forced to persist



# Spoilers

Frozen write is spoiled by certain bad patterns

Manager tries to avoid these spoilers / bad patterns




Manager cannot observe  
FI operations

# Spoilers

Frozen write is spoiled by certain bad patterns

Manager tries to avoid these spoilers / bad patterns



Manager cannot observe  
FI operations

There are other spoilers involving Fo, we wont consider them

# Detecting Spoilers

# Detecting Spoilers

Threads

# Detecting Spoilers

## Threads

Speculates the position of freeze for each variable

Tracks potential spoilers to report to the manager

# Detecting Spoilers

Threads

Speculates the position of freeze for each variable

Tracks potential spoilers to report to the manager

Manager

# Detecting Spoilers

## Threads

Speculates the position of freeze for each variable

Tracks potential spoilers to report to the manager

## Manager

Verifies the speculation of the threads

Ensures that the potential spoilers are never seen

# Detecting Spoilers

Threads

Difficult in presence of re-orderings

Speculates the position of freeze for each variable

Tracks potential spoilers to report to the manager

Manager

Verifies the speculation of the threads

Ensures that the potential spoilers are never seen



# Detecting Spoilers

Threads

Difficult in presence of re-orderings

Speculates the position of freeze for each variable

Tracks potential spoilers to report to the manager

Manager

Verifies the speculation of the threads

Ensures that the potential spoilers are never seen

Persistent memory reachability reduces to crash free reachability

# VERIFYING EX86 WITH PERSISTENCY

*All stable processes we shall predict, all unstable processes we shall control - Benjamin Franklin*

- Persistent Memory Reachability

- - Crash Free Reachability

What About Crash-free Reachability?

# What About Crash-free Reachability?

Crash-free reachability is undecidable

# What About Crash-free Reachability?

Crash-free reachability is undecidable

Reduction from well known Post Correspondence Problem

# What About Crash-free Reachability?

Crash-free reachability is undecidable

Reduction from well known Post Correspondence Problem

Crux of the reduction involves ability to implement alternating bit protocol

# What About Crash-free Reachability?

Crash-free reachability is undecidable

Reduction from well known Post Correspondence Problem

Crux of the reduction involves ability to implement alternating bit protocol

---

**Thread 1:**

---

1 **repeat**  
2 | Wb( $x$ , 1);  
3 | Wb( $y$ , 1);  
4 **until**  $n$  times;

---

---

**Thread 2:**

---

1 **repeat**  
2 | assert( $x = 0$ );  
3 | RMW( $x$ , 1, 0);  
4 | assert( $y = 0$ );  
5 | RMW( $y$ , 1, 0);  
6 | assert( $x = 0$ );  
7 **until**  $n$  times;  
8 ‘

---



# What About Crash-free Reachability?

Crash-free reachability is undecidable

Reduction from well known Post Correspondence Problem

Crux of the reduction involves ability to implement alternating bit protocol

---

## Thread 1:

---

```
1 repeat
2   | Wb(x, 1);
3   | Wb(y, 1);
4 until n times;
```

---


---

## Thread 2:

---

```
1 repeat
2   | assert(x = 0);
3   | RMW(x, 1, 0);
4   | assert(y = 0);
5   | RMW(y, 1, 0);
6   | assert(x = 0);
7 until n times;
8 ‘
```

---





# What About Crash-free Reachability?

Crash-free reachability is undecidable

Reduction from well known Post Correspondence Problem

Crux of the reduction involves ability to implement alternating bit protocol

---

## Thread 1:

---

```
1 repeat
2   | Wb(x, 1);
3   | Wb(y, 1);
4 until n times;
```

---


---

## Thread 2:

---

```
1 repeat
2   | assert(x = 0);
3   | RMW(x, 1, 0);
4   | assert(y = 0);
5   | RMW(y, 1, 0);
6   | assert(x = 0);
7 until n times;
8 ‘
```

---



# What About Crash-free Reachability?

Crash-free reachability is undecidable

Reduction from well known Post Correspondence Problem


Crux of the reduction involves ability to implement alternating bit protocol

## Thread 1:

```
1 repeat
2   | Wb(x, 1);
3   | Wb(y, 1);
4 until n times;
```

## Thread 2:

```
1 repeat
2   | assert(x = 0);
3   | RMW(x, 1, 0);
4   | assert(y = 0);
5   | RMW(y, 1, 0);
6   | assert(x = 0);
7 until n times;
8 ‘
```



# What About Crash-free Reachability?

Crash-free reachability is undecidable

Reduction from well known Post Correspondence Problem


Crux of the reduction involves ability to implement alternating bit protocol

## Thread 1:

```
1 repeat
2   | Wb(x, 1);
3   | Wb(y, 1);
4 until n times;
```

## Thread 2:

```
1 repeat
2   | assert(x = 0);
3   | RMW(x, 1, 0);
4   | assert(y = 0);
5   | RMW(y, 1, 0);
6   | assert(x = 0);
7 until n times;
```



# What About Crash-free Reachability?

Crash-free reachability is undecidable

Reduction from well known Post Correspondence Problem

Crux of the reduction involves ability to implement alternating bit protocol

---

## Thread 1:

---

```
1 repeat
2   | Wb(x, 1);
3   | Wb(y, 1);
4 until n times;
```

---


---

## Thread 2:

---

```
1 repeat
2   | assert(x = 0);
3   | RMW(x, 1, 0);
4   | assert(y = 0);
5   | RMW(y, 1, 0);
6   | assert(x = 0);
7 until n times;
```

---





# What About Crash-free Reachability?

Crash-free reachability is undecidable

Reduction from well known Post Correspondence Problem

Crux of the reduction involves ability to implement alternating bit protocol

---

## Thread 1:

---

```
1 repeat
2   | Wb(x, 1);
3   | Wb(y, 1);
4 until n times;
```

---


---

## Thread 2:

---

```
1 repeat
2   | assert(x = 0);
3   | RMW(x, 1, 0);
4   | assert(y = 0);
5   | RMW(y, 1, 0);
6   | assert(x = 0);
7 until n times;
8 ‘
```

---



# What About Crash-free Reachability?

Crash-free reachability is undecidable

Reduction from well known Post Correspondence Problem

Crux of the reduction involves ability to implement alternating bit protocol

---

## Thread 1:

---

```
1 repeat
2   | Wb(x, 1);
3   | Wb(y, 1);
4 until n times;
```

---


---

## Thread 2:

---

```
1 repeat
2   | assert(x = 0);
3   | RMW(x, 1, 0);
4   | assert(y = 0);
5   | RMW(y, 1, 0);
6   | assert(x = 0);
7 until n times;
```

---



# What About Crash-free Reachability?

Crash-free reachability is undecidable

Reduction from well known Post Correspondence Problem


Crux of the reduction involves ability to implement alternating bit protocol

## Thread 1:

```
1 repeat
2   | Wb(x, 1);
3   | Wb(y, 1);
4 until n times;
```

## Thread 2:

```
1 repeat
2   | assert(x = 0);
3   | RMW(x, 1, 0);
4   | assert(y = 0);
5   | RMW(y, 1, 0);
6   | assert(x = 0);
7 until n times;
```



Thread-2 reaches the end only if it did not miss any write

$$\text{PCP: } U = \{u_1, \dots, u_\ell\} \quad V = \{v_1, \dots, v_\ell\}$$

$$\exists i_1 \dots i_n : u_{i_1} \cdot u_{i_2} \dots u_{i_n} = v_{i_1} \cdot v_{i_2} \dots v_{i_n}$$



$$\text{PCP: } U = \{u_1, \dots, u_\ell\} \quad V = \{v_1, \dots, v_\ell\}$$

$$\exists i_1 \dots i_n : u_{i_1} \cdot u_{i_2} \dots u_{i_n} = v_{i_1} \cdot v_{i_2} \dots v_{i_n}$$

Crash-free reachability

---

### Algorithm 1: PCPGen

---

```

1 Global Vars  $x, y, s, t$ 
2 Local Vars  $i, j, \text{flg} := \text{true}$ 
3 while  $\star$  do
4   Let  $i \in [1, \ell]$ 
5    $s :=_{\text{ntw}} u_i$ 
6    $t :=_{\text{ntw}} v_i$ 
7    $j := |u_i| + |v_i|$ 
8   while  $j > 0$  do
9      $x := 1$ 
10     $y := 1$ 
11     $j = j - 1$ 
12  $x := \#$ 

```

---



---

### Algorithm 2: PCPVerif

---

```

1 Global Vars  $x, y, s, t$ 
2 Local Vars  $a, b$ 
3 while  $(a \neq \#)$  do
4    $\text{rmw}(x, 1, 0)$ 
5    $\text{rmw}(y, 0, 0)$ 
6   Let  $b \in \Sigma$ 
7    $\text{rmw}(s, b, 0)$ 
8    $\text{rmw}(t, b, 0)$ 
9    $\text{rmw}(y, 1, 0)$ 
10   $\text{rmw}(x, 0, 0)$ 
11   $a := x$ 
12 Halt

```

---

$$\text{PCP: } U = \{u_1, \dots, u_\ell\} \quad V = \{v_1, \dots, v_\ell\}$$

$$\exists i_1 \dots i_n : u_{i_1} \cdot u_{i_2} \dots u_{i_n} = v_{i_1} \cdot v_{i_2} \dots v_{i_n}$$

Crash-free reachability

PCPGen

---

**Algorithm 1: PCPGen**

---

```

1 Global Vars  $x, y, s, t$ 
2 Local Vars  $i, j, \text{flg} := \text{true}$ 
3 while  $\star$  do
4   Let  $i \in [1, \ell]$ 
5    $s :=_{\text{ntw}} u_i$ 
6    $t :=_{\text{ntw}} v_i$ 
7    $j := |u_i| + |v_i|$ 
8   while  $j > 0$  do
9      $x := 1$ 
10     $y := 1$ 
11     $j = j - 1$ 
12  $x := \#$ 

```

---



---

**Algorithm 2: PCPVerif**

---

```

1 Global Vars  $x, y, s, t$ 
2 Local Vars  $a, b$ 
3 while  $(a \neq \#)$  do
4    $\text{rmw}(x, 1, 0)$ 
5    $\text{rmw}(y, 0, 0)$ 
6   Let  $b \in \Sigma$ 
7    $\text{rmw}(s, b, 0)$ 
8    $\text{rmw}(t, b, 0)$ 
9    $\text{rmw}(y, 1, 0)$ 
10   $\text{rmw}(x, 0, 0)$ 
11   $a := x$ 
12 Halt

```

---

PCP:  $U = \{u_1, \dots, u_\ell\}$      $V = \{v_1, \dots, v_\ell\}$

$$\exists i_1 \dots i_n : u_{i_1} \cdot u_{i_2} \dots u_{i_n} = v_{i_1} \cdot v_{i_2} \dots v_{i_n}$$

Crash-free reachability

PCPGen

Pick an index

**Algorithm 1: PCPGen**

```

1 Global Vars  $x, y, s, t$ 
2 Local Vars  $i, j, \text{flg} := \text{true}$ 
3 while  $\star$  do
4   Let  $i \in [1, \ell]$ 
5    $s :=_{\text{ntw}} u_i$ 
6    $t :=_{\text{ntw}} v_i$ 
7    $j := |u_i| + |v_i|$ 
8   while  $j > 0$  do
9      $x := 1$ 
10     $y := 1$ 
11     $j = j - 1$ 
12  $x := \#$ 

```

**Algorithm 2: PCPVerif**

```

1 Global Vars  $x, y, s, t$ 
2 Local Vars  $a, b$ 
3 while  $(a \neq \#)$  do
4    $\text{rmw}(x, 1, 0)$ 
5    $\text{rmw}(y, 0, 0)$ 
6   Let  $b \in \Sigma$ 
7    $\text{rmw}(s, b, 0)$ 
8    $\text{rmw}(t, b, 0)$ 
9    $\text{rmw}(y, 1, 0)$ 
10   $\text{rmw}(x, 0, 0)$ 
11   $a := x$ 
12 Halt

```

$$\text{PCP: } U = \{u_1, \dots, u_\ell\} \quad V = \{v_1, \dots, v_\ell\}$$

$$\exists i_1 \dots i_n : u_{i_1} \cdot u_{i_2} \dots u_{i_n} = v_{i_1} \cdot v_{i_2} \dots v_{i_n}$$

Crash-free reachability




---

### Algorithm 1: PCPGen

---

```

1 Global Vars  $x, y, s, t$ 
2 Local Vars  $i, j, \text{flg} := \text{true}$ 
3 while  $\star$  do
4   Let  $i \in [1, \ell]$ 
5    $s :=_{\text{ntw}} u_i$ 
6    $t :=_{\text{ntw}} v_i$ 
7    $j := |u_i| + |v_i|$ 
8   while  $j > 0$  do
9      $x := 1$ 
10     $y := 1$ 
11     $j = j - 1$ 
12  $x := \#$ 

```

---

### Algorithm 2: PCPVerif

---

```

1 Global Vars  $x, y, s, t$ 
2 Local Vars  $a, b$ 
3 while  $(a \neq \#)$  do
4    $\text{rmw}(x, 1, 0)$ 
5    $\text{rmw}(y, 0, 0)$ 
6   Let  $b \in \Sigma$ 
7    $\text{rmw}(s, b, 0)$ 
8    $\text{rmw}(t, b, 0)$ 
9    $\text{rmw}(y, 1, 0)$ 
10   $\text{rmw}(x, 0, 0)$ 
11   $a := x$ 
12 Halt

```

---

## PCPGen

Pick an index

Writes the corresponding words as ntw writes



$$\text{PCP: } U = \{u_1, \dots, u_\ell\} \quad V = \{v_1, \dots, v_\ell\}$$

$$\exists i_1 \dots i_n : u_{i_1} \cdot u_{i_2} \dots u_{i_n} = v_{i_1} \cdot v_{i_2} \dots v_{i_n}$$

Crash-free reachability

---

### Algorithm 1: PCPGen

---

```

1 Global Vars  $x, y, s, t$ 
2 Local Vars  $i, j, \text{flg} := \text{true}$ 
3 while  $\star$  do
4   Let  $i \in [1, \ell]$ 
5    $s :=_{\text{ntw}} u_i$ 
6    $t :=_{\text{ntw}} v_i$ 
7    $j := |u_i| + |v_i|$ 
8   while  $j > 0$  do
9      $x := 1$ 
10     $y := 1$ 
11     $j = j - 1$ 
12  $x := \#$ 

```

---

### Algorithm 2: PCPVerif

---

```

1 Global Vars  $x, y, s, t$ 
2 Local Vars  $a, b$ 
3 while  $(a \neq \#)$  do
4    $\text{rmw}(x, 1, 0)$ 
5    $\text{rmw}(y, 0, 0)$ 
6   Let  $b \in \Sigma$ 
7    $\text{rmw}(s, b, 0)$ 
8    $\text{rmw}(t, b, 0)$ 
9    $\text{rmw}(y, 1, 0)$ 
10   $\text{rmw}(x, 0, 0)$ 
11   $a := x$ 
12 Halt

```

---

## PCPGen

Pick an index

Writes the corresponding words as ntw writes

Encodes the size into the alt-bit protocol

$$\text{PCP: } U = \{u_1, \dots, u_\ell\} \quad V = \{v_1, \dots, v_\ell\}$$

$$\exists i_1 \dots i_n : u_{i_1} \cdot u_{i_2} \dots u_{i_n} = v_{i_1} \cdot v_{i_2} \dots v_{i_n}$$

Crash-free reachability




---

### Algorithm 1: PCPGen

---

```

1 Global Vars  $x, y, s, t$ 
2 Local Vars  $i, j, \text{flg} := \text{true}$ 
3 while  $\star$  do
4   Let  $i \in [1, \ell]$ 
5    $s :=_{\text{ntw}} u_i$ 
6    $t :=_{\text{ntw}} v_i$ 
7    $j := |u_i| + |v_i|$ 
8   while  $j > 0$  do
9      $x := 1$ 
10     $y := 1$ 
11     $j = j - 1$ 
12  $x := \#$ 

```

---



---

### Algorithm 2: PCPVerif

---

```

1 Global Vars  $x, y, s, t$ 
2 Local Vars  $a, b$ 
3 while  $(a \neq \#)$  do
4    $\text{rmw}(x, 1, 0)$ 
5    $\text{rmw}(y, 0, 0)$ 
6   Let  $b \in \Sigma$ 
7    $\text{rmw}(s, b, 0)$ 
8    $\text{rmw}(t, b, 0)$ 
9    $\text{rmw}(y, 1, 0)$ 
10   $\text{rmw}(x, 0, 0)$ 
11   $a := x$ 
12 Halt

```

---

PCPGen

Pick an index

Writes the corresponding words as ntw writes

Encodes the size into the alt-bit protocol

$$\text{PCP: } U = \{u_1, \dots, u_\ell\} \quad V = \{v_1, \dots, v_\ell\}$$

$$\exists i_1 \dots i_n : u_{i_1} \cdot u_{i_2} \dots u_{i_n} = v_{i_1} \cdot v_{i_2} \dots v_{i_n}$$

Crash-free reachability




---

### Algorithm 1: PCPGen

---

```

1 Global Vars  $x, y, s, t$ 
2 Local Vars  $i, j, \text{flg} := \text{true}$ 
3 while  $\star$  do
4   Let  $i \in [1, \ell]$ 
5    $s :=_{\text{ntw}} u_i$ 
6    $t :=_{\text{ntw}} v_i$ 
7    $j := |u_i| + |v_i|$ 
8   while  $j > 0$  do
9      $x := 1$ 
10     $y := 1$ 
11     $j = j - 1$ 
12  $x := \#$ 

```

---



---

### Algorithm 2: PCPVerif

---

```

1 Global Vars  $x, y, s, t$ 
2 Local Vars  $a, b$ 
3 while  $(a \neq \#)$  do
4    $\text{rmw}(x, 1, 0)$ 
5    $\text{rmw}(y, 0, 0)$ 
6   Let  $b \in \Sigma$ 
7    $\text{rmw}(s, b, 0)$ 
8    $\text{rmw}(t, b, 0)$ 
9    $\text{rmw}(y, 1, 0)$ 
10   $\text{rmw}(x, 0, 0)$ 
11   $a := x$ 
12 Halt

```

---

PCPGen

Pick an index

Writes the corresponding words as ntw writes

Encodes the size into the alt-bit protocol

PCPVerif

$$\text{PCP: } U = \{u_1, \dots, u_\ell\} \quad V = \{v_1, \dots, v_\ell\}$$

$$\exists i_1 \dots i_n : u_{i_1} \cdot u_{i_2} \dots u_{i_n} = v_{i_1} \cdot v_{i_2} \dots v_{i_n}$$

Crash-free reachability



### Algorithm 1: PCPGen

```

1 Global Vars  $x, y, s, t$ 
2 Local Vars  $i, j, \text{flg} := \text{true}$ 
3 while  $\star$  do
4   Let  $i \in [1, \ell]$ 
5    $s :=_{\text{ntw}} u_i$ 
6    $t :=_{\text{ntw}} v_i$ 
7    $j := |u_i| + |v_i|$ 
8   while  $j > 0$  do
9      $x := 1$ 
10     $y := 1$ 
11     $j = j - 1$ 
12  $x := \#$ 

```

### Algorithm 2: PCPVerif

```

1 Global Vars  $x, y, s, t$ 
2 Local Vars  $a, b$ 
3 while  $(a \neq \#)$  do
4    $\text{rmw}(x, 1, 0)$ 
5    $\text{rmw}(y, 0, 0)$ 
6   Let  $b \in \Sigma$ 
7    $\text{rmw}(s, b, 0)$ 
8    $\text{rmw}(t, b, 0)$ 
9    $\text{rmw}(y, 1, 0)$ 
10   $\text{rmw}(x, 0, 0)$ 
11   $a := x$ 
12 Halt

```

### PCPGen

Pick an index

Writes the corresponding words as ntw writes

Encodes the size into the alt-bit protocol

### PCPVerif

Alt bit ensures no symbol is lost



$$\text{PCP: } U = \{u_1, \dots, u_\ell\} \quad V = \{v_1, \dots, v_\ell\}$$

$$\exists i_1 \dots i_n : u_{i_1} \cdot u_{i_2} \dots u_{i_n} = v_{i_1} \cdot v_{i_2} \dots v_{i_n}$$

Crash-free reachability



### Algorithm 1: PCPGen

```

1 Global Vars  $x, y, s, t$ 
2 Local Vars  $i, j, \text{flg} := \text{true}$ 
3 while  $\star$  do
4   Let  $i \in [1, \ell]$ 
5    $s :=_{\text{ntw}} u_i$ 
6    $t :=_{\text{ntw}} v_i$ 
7    $j := |u_i| + |v_i|$ 
8   while  $j > 0$  do
9      $x := 1$ 
10     $y := 1$ 
11     $j = j - 1$ 
12  $x := \#$ 

```

### Algorithm 2: PCPVerif

```

1 Global Vars  $x, y, s, t$ 
2 Local Vars  $a, b$ 
3 while  $(a \neq \#)$  do
4    $\text{rmw}(x, 1, 0)$ 
5    $\text{rmw}(y, 0, 0)$ 
6   Let  $b \in \Sigma$ 
7    $\text{rmw}(s, b, 0)$ 
8    $\text{rmw}(t, b, 0)$ 
9    $\text{rmw}(y, 1, 0)$ 
10   $\text{rmw}(x, 0, 0)$ 
11   $a := x$ 
12 Halt

```

### PCPGen

Pick an index

Writes the corresponding words as ntw writes

Encodes the size into the alt-bit protocol

### PCPVerif

Alt bit ensures no symbol is lost

Verifies that the generated words are same

PCP:  $U = \{u_1, \dots, u_\ell\}$      $V = \{v_1, \dots, v_\ell\}$

$$\exists i_1 \dots i_n : u_{i_1} \cdot u_{i_2} \dots u_{i_n} = v_{i_1} \cdot v_{i_2} \dots v_{i_n}$$

Crash-free reachability



**Algorithm 1: PCPGen**

```

1 Global Vars  $x, y, s, t$ 
2 Local Vars  $i, j, \text{flg} := \text{true}$ 
3 while  $\star$  do
4   Let  $i \in [1, \ell]$ 
5    $s :=_{\text{ntw}} u_i$ 
6    $t :=_{\text{ntw}} v_i$ 
7    $j := |u_i| + |v_i|$ 
8   while  $j > 0$  do
9      $x := 1$ 
10     $y := 1$ 
11     $j = j - 1$ 
12  $x := \#$ 

```

**Algorithm 2: PCPVerif**

```

1 Global Vars  $x, y, s, t$ 
2 Local Vars  $a, b$ 
3 while  $(a \neq \#)$  do
4    $\text{rmw}(x, 1, 0)$ 
5    $\text{rmw}(y, 0, 0)$ 
6   Let  $b \in \Sigma$ 
7    $\text{rmw}(s, b, 0)$ 
8    $\text{rmw}(t, b, 0)$ 
9    $\text{rmw}(y, 1, 0)$ 
10   $\text{rmw}(x, 0, 0)$ 
11   $a := x$ 
12 Halt

```

**PCPGen**

Pick an index

Writes the corresponding words as ntw writes

Encodes the size into the alt-bit protocol

**PCPVerif**

Alt bit ensures no symbol is lost

Verifies that the generated words are same

Crash free reachability is undecidable

# VERIFYING EX86 WITH PERSISTENCY

*All stable processes we shall predict, all unstable processes we shall control - Benjamin Franklin*

- Persistent Memory Reachability
- Crash Free Reachability
- - Decidable Fragment

# Alternation Bounded Reachability


# Alternation Bounded Reachability

One source of undecidability is unbounded alternations between ntw and wb writes.

# Alternation Bounded Reachability

K Alternation Bounded: An thread execution is k-alternation bounded if the thread alternates between wb and ntw writes at-most k times.

# Alternation Bounded Reachability




K Alternation Bounded: An thread execution is k-alternation bounded if the thread alternates between  $wb$  and  $ntw$  writes at-most k times.

# Alternation Bounded Reachability

K Alternation Bounded reachability asks if a final config can be reached by an execution in which every thread is k-alternation bounded




# Alternation Bounded Reachability



K Alternation Bounded reachability asks if a final config can be reached by an execution in which every thread is k-alternation bounded


# Decidability

# Decidability



The writes between alternation blocks can re-order

# Decidability



Execution within each block is like TSO or PSO

# Decidability

P1

Ntw

Wb

.....

Ntw



Wb



Decidability by reduction to reachability on PSO system

# Decidability



P1



Each alternation block is executed in parallel as a PSO thread

# Decidability

P1




Each alternation block is executed in parallel as a PSO thread

Later blocks depend on earlier blocks

# Decidability


P1



Memory is duplicated as per thread and per phase




# Decidability




Memory is duplicated as per thread and per phase


# Decidability



# Decidability



# Decidability



Manager ensures that the semantics is maintained

# Thank you

WWW.PHDCOMICS.COM

## The Cafeteria Potential Well

Why you end up eating there almost every day.

